Job Information
Cadence Design Systems, Inc. Sr Principal Test Engineer in Hsin Chu, Taiwan
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are seeking a Principal ATE Test Engineer to lead development and deployment of production test solutions for our large complex SoCs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bring‑up through qualification and high‑volume manufacturing, working closely with design, DFT, and global manufacturing partners.
This is a hands‑on technical leadership role for engineers passionate about silicon quality, yield, and scalable test solutions.
Job Responsibilities:
Lead ATE test development for wafer sort (CP) and final test (FT)
Drive first‑silicon bring‑up, debug, and characterization
Define test coverage, binning, guard‑banding, and production release criteria
Analyze yield and failure data; drive test‑related yield and quality improvements
Partner with DFT, design, OSATs, and test houses to ensure manufacturable solutions
Support qualification, production ramp, and sustained manufacturing
Mentor engineers and act as a technical test leader across product teams
Job Qualifications:
10+ years of experience in ATE test engineering
Strong hands‑on experience with CP/FT test program development
Experience with Advantest 93K ATE platform
Solid understanding of DFT and silicon debug
Proven experience supporting production and working with offshore test partners
Strong problem‑solving and cross‑functional communication skills
We’re doing work that matters. Help us solve what others can’t.
Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)
Equal Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
- Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)
We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.